STM32CubeMX (MCUs)

Ask questions on STM32CubeMX. Discuss code generation and configuration challenges, among other topics.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

STM32CubeMX 6.17.0 released

We are pleased to announce that version 6.17.0 of STM32CubeMX is available. What is new in 6.17.0: Added support for new microcontrollers across the STM32WBA, STM32H5, and STM32U3 seriesAdded support for new boards: NUCLEO-WBA25CE1, NUCLEO-H5E5ZJ, ST...

Aimen1 by ST Employee
  • 1756 Views
  • 0 replies
  • 2 kudos

SystemClock_Config code generated using HAL is working fine but using LL API it is failing for STM32F072xb. is that something missed in code generation. Attached the code generated by both LL and HAL.

Code generated using LL : (Issue)------------------------------------------void SystemClock_Config(void){ LL_FLASH_SetLatency(LL_FLASH_LATENCY_0); if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0) { Error_Handler();  } LL_RCC_HSI_Enable();  /* Wait til...

MAnna by Associate
  • 1392 Views
  • 1 replies
  • 0 kudos

Resolved! CubeMX Generate wrong code for I2S Master-Transmit, or F302 has bug? (CubeMX ver 1.4.2 + STM32Cube_FW_F3_V1.11.1 + STM32F302R8)

Dear Experts,I ported I2S RX and TX program from F401 to F302R8 Nucleo board. And I encountered **unexpected** phenomenon.When I use I2S for receiving data (Half-duplex, Master-Receive mode, 48kHz, 24bit data on 32bit frame), it works fine. That mean...

KAJIK.1 by Associate III
  • 1683 Views
  • 2 replies
  • 0 kudos

CubeMX doesn't allow Fadc > 18 MHz for H743 Rev. V

If from the "Clock Configuration" tab Fadc > 36Mhz then the Clock prescaler for the ADC is automatically set to /2 where the /1 is diabled. For > 72MHz it is /4 where /1 and /2 are disabled. Rev. 2 has an additional /2 divider that has been taken int...

Wde G.1 by Associate II
  • 1178 Views
  • 1 replies
  • 0 kudos
Announcement

We’re moving the ST Community to a new platform to give you a better and more reliable community experience.