STM32 MCUs Products

Ask questions, find answers, and share insights on STM32 products and their technical features.

cancel
Showing results for 
Search instead for 
Did you mean: 

Forum Posts

Changing UART IDLE Timeout on STM32G473QET6

I am usi the IDLE event functionality of UART with HAL_UARTEx_ReceiveToIdle_IT() on an STM32G473QET6 controller. Is there a way to change the idle timeout using STM32CubeMX, or are there alternative methods to modify this setting?

STM32 classic can bit rate config

Hi,I'm currently working on the STM32G491 board and implementing CAN communication. With the system clock configured using PLL at 80 MHz, I have set up the CAN peripheral with the following parameters:   hfdcan1.Init.NominalPrescaler = 10; hfdcan...

stm32h743zi DFSDM configuration in CubeMX

How do I configure the DFDSM peripheral using CubeMX?I do know about the application note AN4990 and have read it. I also saw this threadhttps://community.st.com/t5/stm32cubemx-mcus/stm32h753-stpms2l-dfsdm-pt100-example-using-stm32cubemx/td-p/172652a...

mo_krauti by Associate III
  • 1037 Views
  • 2 replies
  • 0 kudos

Resolved! STM32H7RS SPI DMA memory to/from peripheral

Hi,I am trying to establish a successful transfer using SPI in master full duplex DMA mode using a NUCLEO-H7S3L8 board (STM32H7RSxx family)..The runs and SPI data can be seen from the MOSI pins, but with one problem: data is not successfully sent.In ...

simozz_0-1749735236467.jpeg
simo zz by Senior II
  • 2507 Views
  • 9 replies
  • 2 kudos

Resolved! How to connect SMPS when it is not used in STM32U545?

I'm designing a custom PCB with STM32U545NEY6Q and I don't need to use the SMPS, only the LDO. I'm not sure how to connect the SMPS, I found a post about the STM32H745IIT6, and followed the same procedure, but should I do that? I followed the datashe...

Screenshot from 2025-06-17 11-21-57.png
leo8 by Associate
  • 1260 Views
  • 1 replies
  • 0 kudos

Resolved! STM32 Stop FMC Request

I've setup the FMC peripheral of an STM32H7 to read registers from an FPGA by creating a faux SRAM interface on the FPGA.  This works just fine so long as the FPGA has no issues but if, say, the FPGA is unprogrammed or the FPGA data bus gets hung, th...

Resolved! STM32F407 VDDA-VREF+ difference

In the STM32F407 DS, ADC characteristics table has the following footnotes:IMO 2. follows from 3. (which is a more stringent requirement); thus 2. is redundant and confusing.JW

waclawekjan_0-1749462029823.png
Announcement

We’re moving the ST Community to a new platform to give you a better and more reliable community experience.