Ask questions, find answers, and share insights on STM32 products and their technical features.
Hi,I am using ST32F446RC.After jumping from bootloader to application, an fault occurs during clock setting(HAL_RCC_OscConfig function). The bootloader code and application code use the same clock code as below.static void SystemClock_Config(void) {...
Hi All,I think understand the concept of this, what I am not 100% sure about is how each NVIC_IPRx entry relates to an actual interrupt.Is it directly referenced to the 'Priority' number in the Interrupt Vector Table ?So for example just looking at t...
Hello,In my project I must use extended CANBUS protocol on STM32L496 and STM32H743 microcontrollers. Does any one have example how to use it ? None on STM examples comes with extended canbus demo, googling also did not give any results. I have workin...
Test ConditionMCU Operating Mode- StopIO- all analog and floatingAll peripherals- DisabledInternal Regulator- Low power modePCBA- Only MCU , decoupling capacitor and boot select resistor.Supply Voltage- 3.3VResult- IDD current fluctuate continuously....
Hello, I have an application where originally the STM32G071GB (128K) was designed in. Unfortunately there was no available stock of the STM32G071GB (128K). Compiling our code was slightly over the 64K when no optimization was used. Enabling optimi...
I am reading RM0390 and have been finding a lot of mistakes in the CAN section. Who do I tell about them? Is there an email address or a form?
Hi,I am new with the STM32H7 timer/counter. I found the LPTIM_PulseCounter example which was good starting point. But I have a couple of questions:How can a reset the counter manually (not via automatic reload) of LPTIMER1? I could not find any HAL_L...
Hey guys,just playing here with the STM32H743 and it's SAI interaces. Works as expected, but from the datasheet the only supported oversampling factors for MCLK are 256 and 512. Especially for higher samplerates with high quality ADC thoose oversampl...
According to RM, "The I2C detects its own SCL low level after a tSYNC1 delay depending on the SCL falling edge", andi2sT=1/i2sclktSCL=tSYNC1+tSYNC2+((SCLH+1)+(SCLL+1))*(PRESC+1)*i2sTfSCL=1/tSCLI tried different PLL clock configurations and altered au...
Hello, is possible to buy a manufactured case for Nucleo-144 boards?Thank you for your response.
We’re moving the ST Community to a new platform to give you a better and more reliable community experience.
