Posted on June 05, 2017 at 08:45
1. We are considering a system with multiple STM32F429VI (100 pin). At that time, is it possible to connect multiple CPUs via FMC bus and flexibly access mutual FMC memory area? 2. How many nodes can the SPI multi-master function support?
