STPMIC25APQR LDO Programming Issue
Hello We are currently working on programming the STPMIC25APQR Power Management IC and are facing some issues related to the LDOs.As per the datasheet, there are no NVM control registers for LDO1 and LDO4, with their default output voltages specified...