2020-11-20 9:57 AM
ADC in dual mode with sampling frequency of 10.66 MS/s (5.33 per ADC).
The System clock is set to 120 MHz
The ADC clock is set to 80MHz
The ADC1 IN8 ext3 is trigged by TIM2 CC2.
The ADC data transfet is done though DMA2 CH3
We’re moving the ST Community to a new platform to give you a better and more reliable community experience.